



Exercise: Fully Associative Cache: how many (total) Misses?

Using **byte addresses** in this exercise!




1st Access


Using RAM block number as tag (and: fully assoc.=>no index)




1st Access



2nd Access




2nd Access




3rd Access


Byte 504 is in a block **already in cache!** (block 63 in RAM, block 0 in cache)




3rd Access




4th Access




4th Access



5th Access




5th Access





First use of LRU

Cache full, byte's block missing => replace based on LRU



Least recently used block in cache is:






Misses: 4+1


Hits: 1


A Hit



LRU a second time

Least recently used block in cache is:





Misses: 4+2

Hits: 2

Ending with 3 Hits (=> answer to exercise: total Misses=6)

